

# AP30N06K


N-Channel Enhancement Mode Power MOSFET

## DESCRIPTION


The 30N06 uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. It can be used in a wide variety of applications.

## GENERAL FEATURES

$V_{DSS}$	$R_{DS(ON)}$ @ 10V (typ)	$I_D$
60V	26 m $\Omega$	30 A



Schematic diagram



Marking and pin Assignment



TO-252

## Application

- Power switching application
- Hard Switched and High Frequency Circuits
- Uninterruptible Power Supply

## Absolute Maximum Ratings (TA=25°C unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	60	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous	$I_D$	30	A
Drain Current-Continuous( $T_c=100^\circ\text{C}$ )	$I_D$ ( $100^\circ\text{C}$ )	17	A
Pulsed Drain Current	$I_{DM}$	75	A
Maximum Power Dissipation	$P_D$	50	W
Derating factor		0.33	W/ $^\circ\text{C}$
Single pulse avalanche energy (Note 5)	$E_{AS}$	110	mJ
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 To 175	$^\circ\text{C}$

## Thermal Characteristic

Thermal Resistance, Junction-to-Case (Note 2)	$R_{\text{thJC}}$	3.0	$^\circ\text{C/W}$
---	-------------------	-----	--------------------

# AP30N06K

N-Channel Enhancement Mode Power MOSFET

**Electrical Characteristics (TA=25°C unless otherwise noted)**

Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$V_{DSS}$	$V_{GS}=0V, I_D=250\mu A$	60	-	-	V
Zero Gate Voltage Drain Current	$I_{DS}$	$V_{DS}=60V, V_{GS}=0V$	-	-	1	$\mu A$
Gate-Body Leakage Current	$I_{GSS}$	$V_{GS}=\pm 20V, V_{DS}=0V$	-	-	$\pm 100$	nA
<b>On Characteristics (Note 3)</b>						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu A$	1.0	-	3.0	V
Drain-Source On-State Resistance	$R_{DS(on)}$	$V_{GS}=10V, I_D=15A$	-	26	30	$m\Omega$
Forward Transconductance	$g_{FS}$	$V_{DS}=5V, I_D=4.5A$	11	-	-	S
<b>Dynamic Characteristics (Note 4)</b>						
Input Capacitance	$C_{iss}$	$V_{DS}=30V, V_{GS}=0V, F=1.0MHz$	-	1890	-	PF
Output Capacitance	$C_{oss}$		-	168	-	PF
Reverse Transfer Capacitance	$C_{rss}$		-	132	-	PF
<b>Switching Characteristics (Note 4)</b>						
Turn-on Delay Time	$t_{d(on)}$	$V_{DD}=30V, I_D=2A, R_L=6.7\Omega$ $V_{GS}=10V, R_G=3\Omega$	-	7	-	nS
Turn-on Rise Time	$t_r$		-	3.2	-	nS
Turn-Off Delay Time	$t_{d(off)}$		-	19.2	-	nS
Turn-Off Fall Time	$t_f$		-	3.2	-	nS
Total Gate Charge	$Q_g$	$V_{DS}=48V, I_D=10A, V_{GS}=10V$	-	49	-	nC
Gate-Source Charge	$Q_{gs}$		-	8	-	nC
Gate-Drain Charge	$Q_{gd}$		-	16	-	nC
<b>Drain-Source Diode Characteristics</b>						
Diode Forward Voltage (Note 3)	$V_{SD}$	$V_{GS}=0V, I_S=10A$	-		1.2	V
Diode Forward Current (Note 2)	$I_S$		-	-	25	A
Reverse Recovery Time	$t_{rr}$	$T_J = 25^\circ C, IF = 10A$ $di/dt = 100A/\mu s$ (Note3)	-	35	-	nS
Reverse Recovery Charge	$Q_{rr}$		-	43	-	nC
Forward Turn-On Time	$t_{on}$	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

**Notes:**


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board,  $t \leq 10$  sec.
3. Pulse Test: Pulse Width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$ .
4. Guaranteed by design, not subject to production
5. EAS condition:  $T_J=25^\circ C, V_{DD}=30V, V_G=10V, L=0.5mH, R_G=25\Omega$

# AP30N06K


N-Channel Enhancement Mode Power MOSFET

## Test circuit


### 1) EAS test Circuits



### 2) Gate charge test Circuit:



### 3) Switch Time Test Circuit:



# AP30N06K

N-Channel Enhancement Mode Power MOSFET

## TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS (Curves)




Figure 1 Output Characteristics




Figure 4  $R_{DS(on)}$ -JunctionTemperature




Figure 2 Transfer Characteristics




Figure 5 Gate Charge




Figure 3  $R_{DS(on)}$ - Drain Current






Figure 6 Source- Drain Diode Forward

# AP30N06K


N-Channel Enhancement Mode Power MOSFET




**Figure 7 Capacitance vs  $V_{ds}$**




**Figure 9  $BV_{DSS}$  vs Junction Temperature**



**Figure 8 Safe Operation Area**



**Figure 10  $V_{GS(\text{th})}$  vs Junction Temperature**



**Figure 11 Normalized Maximum Transient Thermal Impedance**