



Feature

- 100V,82A
 $R_{DS(ON)} < 8.5m\Omega @ V_{GS}=10V$ (TYP:7.2m Ω)
- Split Gate Trench Technology
- Lead free product is acquired
- Excellent $R_{DS(ON)}$ and Low Gate Charge



Schematic Diagram



Marking and pin assignment

Application

- PWM applications
- Load Switch
- Power management

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity (PCS)
G085N10K	APG085N10K	TO-252		-	2500

ABSOLUTE MAXIMUM RATINGS ($T_a=25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	Value	Unit
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current ($T_a = 25^{\circ}C$)	I_D	82	A
Continuous Drain Current ($T_a = 100^{\circ}C$)	I_D	52	A
Pulsed Drain Current ⁽¹⁾	I_{DM}	329	A
Signal Pulsed Avalanche Energy ⁽²⁾	E_{AS}	108	mJ
Power Dissipation	P_D	83	W
Thermal Resistance from Junction to Case	$R_{\theta JC}$	1.5	$^{\circ}C/W$
Junction Temperature	T_J	150	$^{\circ}C$
Storage Temperature	T_{STG}	-55~ +150	$^{\circ}C$

MOSFET ELECTRICAL CHARACTERISTICS(T_a=25°C unless otherwise noted)

Parameter	Symbol	Test Condition	Min	Type	Max	Unit
Static Characteristics						
Drain-source breakdown voltage	V _{(BR)DSS}	V _{GS} = 0V, I _D =250μA	100	-	-	V
Zero gate voltage drain current	I _{DSS}	V _{DS} =100V, V _{GS} = 0V	-	-	1	μA
Gate-body leakage current	I _{GSS}	V _{GS} =±20V, V _{DS} = 0V	-	-	±100	nA
Gate threshold voltage ⁽³⁾	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250μA	2.0	2.8	4.0	V
Drain-source on-resistance ⁽³⁾	R _{DS(on)}	V _{GS} =10V, I _D =20A	-	7.2	8.5	mΩ
Gate Resistance	R _g	V _{DS} =V _{GS} =0V, f =1MHz	-	1.9	-	Ω
Dynamic characteristics						
Input Capacitance	C _{iss}	V _{DS} =50V, V _{GS} =0V, f =1MHz	-	2455	-	pF
Output Capacitance	C _{oss}		-	743	-	
Reverse Transfer Capacitance	C _{rss}		-	18	-	
Switching characteristics						
Turn-on delay time	t _{d(on)}	V _{DD} =50V, I _D =20A, V _{GS} =10V, R _G =3Ω	-	16	-	ns
Turn-on rise time	t _r		-	6	-	
Turn-off delay time	t _{d(off)}		-	45	-	
Turn-off fall time	t _f		-	22	-	
Total Gate Charge	Q _g	V _{DS} =50V, I _D =20A, V _{GS} =10V	-	42	-	nC
Gate-Source Charge	Q _{gs}		-	13	-	
Gate-Drain Charge	Q _{gd}		-	10	-	
Reverse Recovery Chrage	Q _{rr}	I _F =20A, di/dt=100A/us		88		nC
Reverse Recovery Time	T _{rr}	I _F =20A, di/dt=100A/us		61		ns
Source-Drain Diode characteristics						
Diode Forward voltage ⁽³⁾	V _{DS}	V _{GS} =0V, I _S =20A	-	-	1.2	V
Diode Forward current ⁽⁴⁾	I _S		-	-	82	A

Notes:

1. Repetitive Rating: pulse width limited by maximum junction temperature
2. EAS Condition: T_J=25°C, V_{DD}=50V, R_G=25 Ω, L=0.5Mh
3. Pulse Test: pulse width≤300μs, duty cycle≤2%
4. Surface Mounted on FR4 Board, t≤10 sec

Typical Performance Characteristics




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Drain-to-Source On Resistance vs Drain Current




Figure 4. Body Diode Forward Voltage vs Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics




Figure 7. Normalized Breakdown Voltage vs Junction Temperature




Figure 8. Normalized On Resistance vs Junction Temperature




Figure 9. Maximum Continuous Drain Current vs Case Temperature




Figure 10. Maximum Power Dissipation vs Case Temperature




Figure 11. Drain-to-Source On Resistance vs Gate Voltage and Drain Current




Figure 12. Maximum Safe Operating Area




Figure 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case

TO-252 Package Information

