



## Feature

- 100V,82A  
 $R_{DS(ON)} < 8.5\text{m}\Omega$  @  $V_{GS}=10\text{V}$  (TYP:7.2mΩ)
- Split Gate Trench Technology
- Lead free product is acquired
- Excellent  $R_{DS(ON)}$  and Low Gate Charge



Schematic Diagram



Marking and pin assignment

## Application

- PWM applications
- Load Switch
- Power management

## Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity (PCS)
G085N10K	APG085N10K	TO-252		-	2500

## ABSOLUTE MAXIMUM RATINGS ( $T_a=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Value	Unit
Drain-Source Voltage	$V_{DS}$	100	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Continuous Drain Current ( $T_a = 25^\circ\text{C}$ )	$I_D$	82	A
Continuous Drain Current ( $T_a = 100^\circ\text{C}$ )	$I_D$	52	A
Pulsed Drain Current <sup>(1)</sup>	$I_{DM}$	329	A
Signel Pulsed Avalanche Energy <sup>(2)</sup>	$E_{AS}$	108	mJ
Power Dissipation	$P_D$	83	W
Thermal Resistance from Junction to Case	$R_{\theta JC}$	1.5	$^\circ\text{C}/\text{W}$
Junction Temperature	$T_J$	150	$^\circ\text{C}$
Storage Temperature	$T_{STG}$	-55~+150	$^\circ\text{C}$


**MOSFET ELECTRICAL CHARACTERISTICS( $T_a=25^\circ\text{C}$  unless otherwise noted)**

Parameter	Symbol	Test Condition	Min	Type	Max	Unit
<b>Static Characteristics</b>						
Drain-source breakdown voltage	$V_{(\text{BR})\text{DSS}}$	$V_{GS} = 0V, I_D = 250\mu\text{A}$	100	-	-	V
Zero gate voltage drain current	$I_{\text{DSS}}$	$V_{DS} = 100V, V_{GS} = 0V$	-	-	1	$\mu\text{A}$
Gate-body leakage current	$I_{\text{GSS}}$	$V_{GS} = \pm 20V, V_{DS} = 0V$	-	-	$\pm 100$	nA
Gate threshold voltage <sup>(3)</sup>	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	2.0	2.8	4.0	V
Drain-source on-resistance <sup>(3)</sup>	$R_{DS(\text{on})}$	$V_{GS} = 10V, I_D = 20\text{A}$	-	7.2	8.5	$\text{m}\Omega$
Gate Resistance	$R_g$	$V_{DS} = V_{GS} = 0V, f = 1\text{MHz}$	-	1.9	-	$\Omega$
<b>Dynamic characteristics</b>						
Input Capacitance	$C_{iss}$	$V_{DS} = 50V, V_{GS} = 0V, f = 1\text{MHz}$	-	2455	-	pF
Output Capacitance	$C_{oss}$		-	743	-	
Reverse Transfer Capacitance	$C_{rss}$		-	18	-	
<b>Switching characteristics</b>						
Turn-on delay time	$t_{d(on)}$	$V_{DD} = 50V, I_D = 20\text{A}, V_{GS} = 10V, R_G = 3\Omega$	-	16	-	ns
Turn-on rise time	$t_r$		-	6	-	
Turn-off delay time	$t_{d(off)}$		-	45	-	
Turn-off fall time	$t_f$		-	22	-	
Total Gate Charge	$Q_g$	$V_{DS} = 50V, I_D = 20\text{A}, V_{GS} = 10V$	-	42	-	nC
Gate-Source Charge	$Q_{gs}$		-	13	-	
Gate-Drain Charge	$Q_{gd}$		-	10	-	
Reverse Recovery Charge	$Q_{rr}$	$I_F = 20\text{A}, di/dt = 100\text{A/us}$		88		nC
Reverse Recovery Time	$T_{rr}$	$I_F = 20\text{A}, di/dt = 100\text{A/us}$		61		ns
<b>Source-Drain Diode characteristics</b>						
Diode Forward voltage <sup>(3)</sup>	$V_{DS}$	$V_{GS} = 0V, I_S = 20\text{A}$	-	-	1.2	V
Diode Forward current <sup>(4)</sup>	$I_S$		-	-	82	A


**Notes:**

1. Repetitive Rating: pulse width limited by maximum junction temperature
2. EAS Condition: $T_J = 25^\circ\text{C}, V_{DD} = 50V, R_G = 25\Omega, L = 0.5\text{Mh}$
3. Pulse Test: pulse width  $\leq 300\mu\text{s}$ , duty cycle  $\leq 2\%$
4. Surface Mounted on FR4 Board,  $t \leq 10$  sec


## Typical Performance Characteristics




**Figure 1. Output Characteristics**




**Figure 2. Transfer Characteristics**




**Figure 3. Drain-to-Source On Resistance  
vs Drain Current**




**Figure 4. Body Diode Forward Voltage  
vs Source Current and Temperature**




**Figure 5. Capacitance Characteristics**




**Figure 6. Gate Charge Characteristics**




**Figure 7. Normalized Breakdown Voltage  
vs Junction Temperature**




**Figure 8. Normalized On Resistance vs  
Junction Temperature**




**Figure 9. Maximum Continuous Drain Current  
vs Case Temperature**




**Figure 10. Maximum Power Dissipation  
vs Case Temperature**



**Figure 11. Drain-to-Source On Resistance vs Gate  
Voltage and Drain Current**



**Figure 12. Maximum Safe Operating Area**



**Figure 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case**

## TO-252 Package Information

